Senior Silicon Physical Design Engineer - Static Timing Analysis

Silicon Physical Design Engineer III, STA, Cloud Silicon Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience in coding or scripting languages (e.g., Python, Tcl). 4 years of experience in physical design flows and methodologies, with a focus on static timing analysis (STA). Experience in ECO flows. Experience in high-speed design timing convergence and with static timing analysis tools (e.g., PrimeTime or Tempus). Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience with scripting languages such as Perl, Python, or Tcl. Experience with constraints, synthesis or clock tree synthesis (CTS) About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Responsibilities Define and drive to the implementation of physical design STA methodologies. Take ownership of STA of one or more physical design partitions or top level. Drive to the closure of timing and power consumption of the design. Contribute to design methodology, libraries, and code review. Define the physical design STA constraints rule sets for the Physical design engineers. Experience Level Senior Level