Silicon Engineering Intern, PhD, Summer 2027 Minimum qualifications: Currently pursuing a PhD degree in Computer Engineering, Computer Science, Electronics and Communication Engineering, Electrical Engineering, or a related technical field. Experience in programming languages (e.g., C++, Python, Verilog, UVM), Synopsys, and Cadence tools. Experience in one or more of the following areas: hardware system integration, product design, computer architecture, digital design verification, digital circuits, ASIC physical design, FPGAs, embedded systems, memory systems. Preferred qualifications: Currently attending a degree program in India and available to work full time for 12 weeks outside of university term time. Experience with performance modeling tools, C++, Python or silicon design tools in front end/design verification/physical design. Knowledge of arithmetic units, bus architectures, accelerators or memory hierarchies, computer architecture, linear algebra, or ML/DL background. Knowledge of high performance and low power design techniques. Experience in one or more of the following areas: hardware system integration, product design, computer architecture, digital design verification, digital circuits, ASIC physical design, FPGAs, embedded systems, memory systems. Experience in one or more of the following areas: hardware system integration, product design, computer architecture, digital design verification, digital circuits, ASIC physical design, FPGAs, embedded systems, memory systems. About the job As a Silicon Engineering Intern, you will work in a team that is shaping the future of Google Cloud Silicon, including TPUs, arm-based servers, and network products. You will collaborate with hardware and software architects and designers to architect, model, analyze, define, and design next-generation Cloud Silicon. You will have dynamic, multi-faceted responsibilities in areas such as product definition, design and implementation, collaborating with the Engineering teams to drive the optimal balance between performance, power, features, schedule, and cost. The ML, Systems, and Cloud AI (MSCA) organization at Google designs, implements and manages the hardware, software, machine learning and systems infrastructure for all Google services (e.g., Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers, and people who use Google services around the world. We prioritize security, efficiency, and reliability across everything we do - from developing our latest Cloud Silicon products to running a global network, while driving towards shaping the future of hyperscale computing. Google is and always will be an engineering company. We hire people with a broad set of technical skills who are ready to address some of technology's greatest challenges and make an impact on millions, if not billions, of users. At Google, engineers not only revolutionize search, they routinely work on massive scalability and storage solutions, large-scale applications and entirely new platforms for developers around the world. From Google Ads to Chrome, Android to YouTube, Social to Local, Google engineers are changing the world one technological achievement after another. Responsibilities Responsibilities may vary based on specific teams. Experience Level Entry Level
Other Details
- It is a Full Time Manufacturing job for candidates with 0 - 1 years of experience.
More about this Silicon Engineering Intern (PhD Level) job
Can freshers or experienced candidates apply for this Silicon Engineering Intern (PhD Level) role?
Ans : Candidates who have All Education levels with 0-1 years of experience can apply for this Silicon Engineering Intern (PhD Level) role.
How much can you earn in this position?
Ans : Salary details will be shared during the hiring process.
What shift and timings does this job follow?
Ans : This Silicon Engineering Intern (PhD Level) job follows a Day shift.
Do you need to visit the office for this job?
Ans : Yes, candidates need to visit the office and work from the location in Sadashivpet, Hyderabad.
How many vacancies are there for this Silicon Engineering Intern (PhD Level) job?
Ans : There is 1 vacancy for this Silicon Engineering Intern (PhD Level) role.
Is this job open for all genders?
Ans : Yes, this Silicon Engineering Intern (PhD Level) job is open for both male and female candidates.
What is the job location for this position?
Ans : The job location for this Silicon Engineering Intern (PhD Level) position is Sadashivpet, Hyderabad.
What makes this Silicon Engineering Intern (PhD Level) job a good opportunity?
Ans : The employer has not disclosed the salary for this role, but it is a Full Time opportunity with 1 opening.