Sr. Principal Design Engineer At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BTech/ MTech in Engineering 12+ years of VLSI industry experience in Verification. SOC level verification experience preferred IP or Subsystem or SOC level verification experience Should be able to develop test plans, tests Strong knowledge of SV, UVM. Should be able to create verification environment using UVM methodology Should be able to develop bus functional models, monitors, checkers and scoreboards. Should have experience in coverage driven verification closure. Strong individual contributor with good debug, problem solving skills Working knowledge of verification cycle for any complex IP/SOC for atleast one/more projects. Lead verification strategy and high quality execution part of SOCs/Chiplet based SOCs. Mentor and guide verification engineers, fostering technical excellence Strong experience on complete SOC level Verification Cycle Ability to collaborate and work seamlessly with design, architecture, and cross‑functional teams We’re doing work that matters. Help us solve what others can’t. Experience Level Senior Level
Other Details
It is a Full Time Manufacturing job for candidates with 6+ years of experience.
More about this Senior Principal Design Engineer - VLSI Verification job
What are the eligibility criteria for this Senior Principal Design Engineer - VLSI Verification job?
Ans : Candidates should have All Education levels with 12-7 years of experience for this Senior Principal Design Engineer - VLSI Verification job offered by Cadence Design Systems India Private Limited in Rajiv Gandhi International Airport, Hyderabad.
What salary is offered for this Senior Principal Design Engineer - VLSI Verification job?
Ans : Salary details will be shared during the hiring process.
What shift and timings does this job follow?
Ans : This Senior Principal Design Engineer - VLSI Verification job follows a Day shift.
Do you need to visit the office for this job?
Ans : Yes, candidates need to visit the office and work from the location in Rajiv Gandhi International Airport, Hyderabad.
How many openings are available for this position?
Ans : There is 1 opening available for this position.
Is this job open for all genders?
Ans : Yes, this Senior Principal Design Engineer - VLSI Verification job is open for both male and female candidates.
Where is this job located?
Ans : This Senior Principal Design Engineer - VLSI Verification job is located in Rajiv Gandhi International Airport, Hyderabad.
Why should you apply for this Senior Principal Design Engineer - VLSI Verification job?
Ans : The employer has not disclosed the salary for this role, but it is a Full Time opportunity with 1 opening available.
A Naukri Group company
LoginHire Local Staff
Not Disclosed
Cadence Design Systems India Private Limited
Rajiv Gandhi International Airport, Hyderabad
12 - 6+ years Experience in Manufacturing
Full Time
